

A 15 GHz Single-Stage GaAs Dual-Gate FET Monolithic Analog Frequency Divider with Reduced Input Threshold Power

KUNIHIKO KANAZAWA, MASAHIRO HAGIO, MASARU KAZUMURA, AND GOTA KANO


Abstract—A 15 GHz single-stage GaAs dual-gate FET monolithic analog frequency divider with a reduced input threshold power has been designed and fabricated. Use of the dual-gate structure for the FET mixer contributed to a simplified circuit configuration. Introduction of the rejection filter at the output port resulted in a reduction of the input threshold power to 1.4 dBm.

I. INTRODUCTION

FREQUENCY DIVISION is the subject of increasing interest in the field of microwave communication systems, especially in phase-locked loops (PLL's). There have been two categories of frequency-dividing circuits. The first comprises logic circuits which contain digital static and digital dynamic dividers. Although they are capable of very low turn-on threshold input power performance, these circuits need very high performance FET's for the microwave frequency range. The second category, which contains analog frequency-dividing circuits, does not require FET's with such high performance because the analog frequency divider is inherently suitable for high-frequency operation, the only limitation being the gate delay times for the subharmonic frequency. The regenerative type of analog frequency divider [1]–[3] is attractive for the ease it affords in circuit design. Monolithic regenerative analog frequency dividers have been lately reported [4]–[6].

Fig. 1 shows a diagram of a regenerative analog frequency divider composed of a mixer, a bandpass filter, amplifiers, and a feedback circuit. The basic operation is as follows. A signal component at the subharmonic of the input signal frequency is present initially, coming either from noise or from input signal transients. The subharmonic signal is mixed with the input signal to again produce the subharmonic signal, which is subsequently filtered out and regenerated in the loop. The saturated subharmonic signal power, where the mixing gain is equal to the feedback loop loss, can be taken out at the output port.

Although the analog frequency divider provides well-behaved high-frequency divider performance, it possesses



$$Fin - Fout = Fout$$

$$\therefore Fout = 1/2 \cdot Fin$$

Fig. 1. Block diagram of the regenerative analog frequency divider.

two substantial drawbacks. One is the complex circuit configuration needed because of poor separation of the signals [1], [4]. The other is its undesirably high input threshold power [4], [5]. The purpose of this work is to resolve these issues by using the dual-gate structure for the FET mixer and the rejection filter at the output port. The dual-gate FET and the rejection filter are useful for improving the isolation of the signals and for increasing the conversion gain, respectively [7]. The dual-gate FET simplifies the circuit configuration. The rejection filter is effective for reducing the input threshold power. This paper describes work undertaken to design, fabricate, and test a 15 GHz single-stage GaAs dual-gate FET monolithic analog frequency divider with reduced input threshold power.

II. DESIGN

For the purpose of achieving a simple circuit configuration, a dual-gate FET suitable for avoiding cumbersome passive couplers is utilized as the mixing element. This dual-gate FET mixer is designed to have such a high gain [8], [9] that the amplifiers in the loop in Fig. 1 can be removed. As a result, a single stage analog frequency divider can be achieved by use of the dual-gate FET mixer [3].

An equivalent circuit of the designed single stage dual-gate FET analog 1/2 frequency divider is shown in Fig. 2. The divider is composed of the FET mixer, the input matching circuit, the feedback circuit, and the bias circuit. The input signal is applied to the second gate and

Manuscript received April 20, 1988; revised July 13, 1988.

The authors are with the Electronics Research Laboratory, Matsushita Electronics Corporation, 1-1 Sawaicho, Takatsuki, Osaka 569, Japan.

IEEE Log Number 8823912.




Fig. 2. Equivalent circuit of the single stage dual-gate FET analog 1/2 frequency divider.

the output signal is driven to the drain port. The feedback circuit returns a part of the output subharmonic signal to the first gate.

The following three techniques are used for reducing the input threshold power:

- 1) rejection of the input frequency signal at the drain port of the dual-gate FET;
- 2) minimization of the loss of the input matching circuit;
- 3) optimization of the geometric parameters of the dual-gate FET.

In the first technique, the rejection of the input frequency signal at the drain port of the dual-gate FET is achieved by using the rejection filter. As a result, the input threshold power is reduced because the rejection of the input frequency signal results in an increase in the conversion gain of the dual-gate FET mixer by returning the LO signal to the mixer output port [7]. It is noted that a very compact spiral open stub and a drain bias circuit containing a microstrip line are used to provide the short circuit at the drain port as the rejection filter. In the second technique, the minimization of the loss of the input matching circuit is performed by a computer simulation of the matching circuit composed of two microstrip lines using the large-signal scattering parameters of the dual-gate FET. In the third technique, the optimization of the FET parameters is also carried out by a computer simulation. The optimized FET parameter is the gate width, which is $300 \mu\text{m}$ for obtaining a high mixing conversion gain for a gate length of $0.7 \mu\text{m}$.

For the purpose of achieving the analog divider operation, two computer simulations are effectively performed for the feedback circuit. One simulation is done for the suppression of the loop loss for the subharmonic band of the input signal frequency under the condition giving the short circuit at point A in Fig. 2. The scattering parameter $|S_{21}|$ from B to C in Fig. 3, which shows the open-loop circuit, is designed to have a maximum value at the subharmonic band. The simulated scattering parameter $|S_{21}|$ is shown in Fig. 4. The designed input operation frequency band ranges from 13 to 15 GHz.

The other simulation is done in order to realize the effective divider operation by using the design technique of




Fig. 3. Block diagram of the open-loop circuit.




Fig. 4. Simulated $|S_{21}|$ of the open-loop circuit as a function of frequency.




Fig. 5. Block diagram of the closed-loop circuit.

the oscillation. The effective divider operation is achieved under the condition where the oscillation can be easily accomplished by changing the gate bias from a value slightly below I_{dss} to a value of near pinchoff. The scattering parameter $|S_{11}|$ at point D in Fig. 5, which shows the closed-loop circuit containing a switch [5], [8], is designed to have a value larger than 1.0 at the subharmonic band of the input signal frequency for the bias of the oscillation. The simulated scattering parameter $|S_{11}|$ is shown in Fig. 6. The resultant optimized parameters are summarized in Table I. It is noteworthy that all additional oscillations are suppressed in the analog frequency divider operation by biasing the gate slightly above pinchoff, where the dual-gate FET provides the high conversion gain.




Fig. 6. Simulated $|S_{11}|$ of the closed-loop circuit as a function of the frequency for the bias of the oscillation.

TABLE I
RESULTANT OPTIMIZED PARAMETERS OF THE CIRCUIT

MICROSTRIP LINES	CHARACTERISTIC IMPEDANCE	ELECTRICAL LENGTH
T ₁	105 Ω	229°
T ₂	105 Ω	81°
T ₃	105 Ω	13°
T ₄	105 Ω	9.6°
T ₅	105 Ω	153.5°
T ₆	89 Ω	3.5°
T ₇	89 Ω	1.6°

III. FABRICATION

The process used was the full-ion implantation process, local area through-oxide implantation technology (LATIT) [10]. Fig. 7 shows a cross-sectional drawing of the dual-gate FET. The feature of this process is that the surface n⁺ layer on the active layer and the deep n⁺ layer at the source/drain regions are simultaneously formed by successive use of the through-oxide ion-implantation technique. These n⁺ layers contribute to the reduction of the parasitic resistance between the gate and the source, resulting in a high transconductance, 180 mS/mm, and a high gain, 8 dB, for X-band.

An undoped LEC GaAs substrate was used. The dose condition adopted was $1 \times 10^{13} \text{ cm}^{-2}$ dose at 70 keV and $5 \times 10^{13} \text{ cm}^{-2}$ dose at 140 keV for the n⁻ and n⁺ layers, respectively. The wafers were annealed at 830°C for 15 min in an N₂ atmosphere without any cap material. Au/Ni/AuGe and Al/Ti layers were used for the ohmic contacts and the Schottky gate, respectively. These metal patterns were formed by a lift-off process. The microstrip lines were composed of selective Au plated lines. The capacitors were of the MIM type, where the dielectric material was a plasma-CVD silicon nitride thin film.

A photograph of the chip of the analog frequency divider with a 500-μm gate width buffer amplifier is shown in Fig. 8. The chip size is 1.2 mm × 1.4 mm.

IV. EXPERIMENTAL RESULTS

The input threshold power is plotted as a function of input frequency in Fig. 9. No additional matching circuit




Fig. 7. Cross-sectional drawing of the dual-gate FET.




Fig. 8. Photograph of the 15 GHz single-stage GaAs dual-gate FET monolithic analog frequency divider with a buffer amplifier.




Fig. 9. Measured input threshold power as a function of input frequency.

is used for 50-Ω measurement systems. The bias voltages of V_{d1} , V_{g1} , and V_{g2} are 8 V, -0.71 V, and -0.80 V, respectively. The drain bias voltage of V_{d2} and the gate bias voltage of V_{g3} for the buffer amplifier are 8 V and -0.68 V, respectively. The minimum input threshold power is as low as 1.4 dBm at an input frequency of 14.7 GHz. The operation frequency band ranges from 14.2 to 15.3 GHz. It is considered that this operation bandwidth is determined not by the delay times of the FET and microstrip lines, but by the Q value of the feedback circuit. The center input frequency of 14.7 GHz is higher than the designed center frequency of 14.0 GHz because the coupling effect of the microstrip lines is stronger than the design estimation.




Fig. 10. Measured input/output characteristics at an input frequency of 14.8 GHz.




Fig. 11. Measured input and output waveforms at an input frequency of 14.8 GHz.




Fig. 12. Measured return loss of the input port.

The input/output characteristics at 14.8 GHz are shown in Fig. 10. The high conversion gain of 0.0–2.5 dB is obtained for an input power of 2.0–9.5 dBm. The output power is saturated at the input drive level over 7 dBm.

The input and output waveforms observed are shown in Fig. 11. The input and output frequencies are 14.8 and




Fig. 13. Measured return loss of the output port.

7.4 GHz, respectively. The simple sinusoidal output waveform obtained is due to the fact that the signal of the input frequency is efficiently suppressed at the output port. The input frequency signal power taken out at the output port is –14.3 dBm for an input power of 3 dBm. The high input/output separation of signals attained is due to the good design of the rejection filter.

The return loss of the input port is shown in Fig. 12. The return loss of 9.6–11.3 dB is obtained over the frequency range from 14.2 to 15.3 GHz.

Fig. 13 shows the return loss versus frequency characteristics at the output port. The return loss of 9.3–9.7 dB is obtained over the frequency range from 7.1 to 7.6 GHz.

V. CONCLUSION

A 15-GHz single-stage GaAs dual-gate FET monolithic analog frequency divider with a reduced input threshold power has been designed and fabricated. Use of the dual-gate FET and of the rejection filter has contributed to a simplification of the circuit configuration and a reduction of the input threshold power, respectively. This analog frequency divider MMIC has exhibited an input threshold power of 1.4 dBm in the operation frequency band from 14.2 to 15.3 GHz. This proposed divider circuit promises to be very valuable to the development of monolithic PLL's.

ACKNOWLEDGMENT

The authors wish to thank Dr. I. Teramoto for his constant encouragement throughout this study.

REFERENCES

- [1] R. L. Miller, "Fractional-frequency generators utilizing regenerative modulation," *Proc. IRE*, vol. 27, pp. 446–456, July 1939.
- [2] C. Rauscher, "Regenerative frequency division with a GaAs FET," *IEEE Trans. Microwave Theory Tech.*, vol. MTT-32, pp. 1461–1468, Nov. 1984.
- [3] D. Kaminsky, P. Goussu, R. Funck, and A. G. Bert, "A dual-gate GaAs F.E.T. analog frequency divider," in *IEEE MTT-S Dig.*, 1983, pp. 352–354.
- [4] T. Ohira, K. Araki, T. Tanaka, and H. Kato, "14 GHz band GaAs monolithic analog frequency divider," *Electron. Lett.*, vol. 21, pp. 1057–1058, Oct. 1985.
- [5] K. Honjo and M. Madhian, "Novel design approach for X-band GaAs

monolithic analog 1/4 frequency divider," *IEEE Trans. Microwave Theory Tech.*, vol. MTT-34, pp. 436-441, Apr. 1986.

[6] M. G. Stubbs and S. P. Stapleton, "A single stage monolithic regenerative 1/2 analog frequency divider," in *IEEE GaAs IC Symp. Dig.*, 1986, pp. 199-201.


[7] P. Harrop, "Gallium arsenide field transistor mixers: Theory and applications," *Acta Electron.*, vol. 23, pp. 291-297, Apr. 1980.

[8] K. Kanazawa, M. Kazumura, S. Nambu, G. Kano, and I. Teramoto, "A GaAs double-balanced dual-gate FET mixer IC for UHF receiver front-end applications," *IEEE Trans. Microwave Theory Tech.*, vol. MTT-33, pp. 1548-1554, Dec. 1985.

[9] K. Kanazawa, M. Hagio, M. Kazumura, and G. Kano, "12-GHz-band GaAs MMIC mixer using a dual-gate FET with reduced output impedance," *Trans. Inst. Electron. Info. Commun. Eng.*, vol. E71, pp. 72-76, Jan. 1988.

[10] I. Ohta *et al.*, "An ideal-profile implantation process for GaAs analog MMICs," in *IEEE GaAs IC Symp. Dig.*, 1986, pp. 55-58.

*



Kunihiko Kanazawa was born in Kyoto, Japan, on November 21, 1955. He received the B.S. and M.S. degrees in electronics engineering from Kyoto University, Kyoto, Japan, in 1979 and 1981, respectively.

He joined the Research Laboratory of Matsushita Electronics Corporation, Takatsuki, Osaka, Japan, in 1981, where he has been engaged in the research and development of GaAs IC's.

Mr. Kanazawa is a member of the Institute of Electronics and Communication Engineers in Japan and the Japan Society of Applied Physics.

*



Masahiro Hagio was born in Kobe, Japan, on July 16, 1950. He received the B.S. and M.S. degrees in electronics engineering from Kyoto University, Kyoto, Japan, in 1973 and 1975, respectively.

He joined the Matsushita Electronics Corporation, Takatsuki, Osaka, Japan, in 1975, where he worked on the development of cathode ray tubes. Since 1977, he has been engaged in research and development on GaAs MESFET's and GaAs IC's.

Mr. Hagio is a member of the Institute of Elec-

tronics and Communication Engineers of Japan and the Japan Society of Applied Physics.

*



Masaru Kazumura received the B.S. and M.S. degrees in electrical engineering from Kyoto University, Kyoto, Japan, in 1970 and 1972, respectively.

He joined the Matsushita Electronics Corporation, Osaka, Japan, in 1972, where he has been engaged in research and development work on compound semiconductor devices. He is currently Manager of the Microwave Device Group in the Research Laboratory of the Matsushita Electronics Corporation.

*



Gota Kano was born in Osaka, Japan, in October 2, 1938. He received the B.S. degree in 1961 and the Ph.D. degree in 1970, both in electrical engineering, from Osaka University, Osaka, Japan.

He first joined the Research Laboratory of the Matsushita Electronics Corporation, Takatsuki, Osaka, Japan, where he did research and development work on semiconductor devices, such as tunnel diodes, Schottky diodes, and high-speed bipolar integrated circuits. His most recent activities have included the development of the GaAs FET's, GaAs IC's, and semiconductor lasers. He presently heads the Advanced Device Development Department of the Research Laboratory of the Matsushita Electronics Corporation.